Minimizing and Exploiting Leakage in VLSI Design

This Book focuses on minimizing leakage power consumption in VLSI design. The authors examine leakage currents and their impact on circuit performance, especially in the context of scaling down transistors. They introduce novel design methodologies such as the High-Leakage (HL) approach and a combined input vector control and circuit modification technique, aiming to reduce leakage without compromising speed. They also explore adaptive body biasing as a means to compensate for process, voltage, and temperature (PVT) variations. The paper concludes with the design and fabrication of a sub-threshold BFSK transmitter chip, showcasing the practical application of these leakage reduction techniques and demonstrating the potential for power-efficient circuits.

You can listen and download our episodes for free on more than 10 different platforms:
https://linktr.ee/cyber_security_summary

Get the Book now from Amazon:
https://www.amazon.com/Minimizing-Exploiting-Leakage-VLSI-Design/dp/1489985298?&linkCode=ll1&tag=cvthunderx-20&linkId=3eb18bec9f06cb59fc45e5dbfabb38e8&language=en_US&ref_=as_li_ss_tl